Design of Ultralow-Power Adiabatic Circuits and Area Characteristics

Hits: 2252
Research areas:
Year:
2013
Type of Publication:
Article
Keywords:
Adiabatic, Low Power Very Large Scale Integration, 2N2N 2P, PFAL, 2N2P
Authors:
M. Vasanthakumar
Journal:
IJAIM
Volume:
1
Number:
5
Pages:
82-86
Month:
March
ISSN:
2320-5121
Abstract:
The main objective of this paper is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. Especially, this work focuses on the reduction of the power dissipation, which is showing an ever-increasing growth with the scaling down of the technologies. Then, to limit the power dissipation, alternative solutions at each level of abstraction are proposed. The dynamic power requirement of CMOS circuits is rapidly becoming a major concern in the design of personal information systems and large computers. In this paper work, a new CMOS logic family called ADIABATIC LOGIC, based on the adiabatic switching principle is presented. The Logic cells like 2N2P, 2N2N2P, PFAL has been designed and presented here. Power consumption is widely reduced up to 50%. The simulation tool used to design adiabatic cells is TANNER EDA V13.0.

Indexed By